People | Locations | Statistics |
---|---|---|
Naji, M. |
| |
Motta, Antonella |
| |
Aletan, Dirar |
| |
Mohamed, Tarek |
| |
Ertürk, Emre |
| |
Taccardi, Nicola |
| |
Kononenko, Denys |
| |
Petrov, R. H. | Madrid |
|
Alshaaer, Mazen | Brussels |
|
Bih, L. |
| |
Casati, R. |
| |
Muller, Hermance |
| |
Kočí, Jan | Prague |
|
Šuljagić, Marija |
| |
Kalteremidou, Kalliopi-Artemi | Brussels |
|
Azam, Siraj |
| |
Ospanova, Alyiya |
| |
Blanpain, Bart |
| |
Ali, M. A. |
| |
Popa, V. |
| |
Rančić, M. |
| |
Ollier, Nadège |
| |
Azevedo, Nuno Monteiro |
| |
Landes, Michael |
| |
Rignanese, Gian-Marco |
|
Todri-Sanial, Aida
in Cooperation with on an Cooperation-Score of 37%
Topics
Publications (14/14 displayed)
- 2023Non-volatile resistive switching mechanism in single-layer MoS2 memristorscitations
- 2023Non-volatile resistive switching mechanism in single-layer MoS2 memristors:insights from ab initio modelling of Au and MoS2 interfacescitations
- 2023Roadmap for Unconventional Computing with Nanotechnology
- 2022First-Principles Simulations of Vacancies and Grain Boundaries in Monolayer MoS2-Au Interfaces for Unconventional Computing Paradigm
- 2020Stretchable Strain Sensors for Human Movement Monitoringcitations
- 2019Investigation of Pt-Salt-Doped-Standalone-Multiwall Carbon Nanotubes for On-Chip Interconnect Applicationscitations
- 2019Investigation of Pt-Salt-Doped-Standalone- Multiwall Carbon Nanotubes for On-Chip Interconnect Applicationscitations
- 2019Microelectronics Department Half-Day Seminar
- 2018Atomistic- to Circuit-Level Modeling of Doped SWCNT for On-Chip Interconnectscitations
- 2017Design methodology for 3D power delivery networks
- 2015Design Methodology for 3D Power Delivery Networks
- 2014Globally Constrained Locally Optimized 3-D Power Delivery Networkscitations
- 2014Design Space Exploration Of Emerging Technologies For Energy Efficiency
- 2014Habilitation - Design Space Exploration Of Emerging Technologies For Energy Efficiency
Places of action
Organizations | Location | People |
---|
booksection
Design Methodology for 3D Power Delivery Networks
Abstract
Design of power delivery network (PDN) is a constrained optimization problem. An ideal PDN must limit voltage drop that results from switching circuits transients, satisfy current density constraints that arise from electromigration limits, yet use only minimal metal resources so that design density targets can be met. It should also provide an efficient thermal conduit to address heat flux. Further, ideal PDN should be a regular structure to facilitate design productivity and manufacturability, yet be resilient to address varying power demands across its distribution area. In 3D-ICs, these problems are further constrained by the need to minimize TSV area and bridge power lines of different dimensions across tiers, while addressing varying power demands in lateral and vertical directions. In this paper, we propose an unconventional power-grid optimization solution that allows us to resize each tier individually by applying tier-specific constraints and yet be optimal in a multitier network, where each tier is locally resized while globally constrained. Tier-specific constraints are derived from electrical and thermal targets of 3D PDNs. Two resizing algorithms are presented that optimize 3D PDNs stand-alone or 3D PDNs together with TSVs. We demonstrate these solutions on a three-tier setup where significant area savings can be achieved.