| People | Locations | Statistics |
|---|---|---|
| Naji, M. |
| |
| Motta, Antonella |
| |
| Aletan, Dirar |
| |
| Mohamed, Tarek |
| |
| Ertürk, Emre |
| |
| Taccardi, Nicola |
| |
| Kononenko, Denys |
| |
| Petrov, R. H. | Madrid |
|
| Alshaaer, Mazen | Brussels |
|
| Bih, L. |
| |
| Casati, R. |
| |
| Muller, Hermance |
| |
| Kočí, Jan | Prague |
|
| Šuljagić, Marija |
| |
| Kalteremidou, Kalliopi-Artemi | Brussels |
|
| Azam, Siraj |
| |
| Ospanova, Alyiya |
| |
| Blanpain, Bart |
| |
| Ali, M. A. |
| |
| Popa, V. |
| |
| Rančić, M. |
| |
| Ollier, Nadège |
| |
| Azevedo, Nuno Monteiro |
| |
| Landes, Michael |
| |
| Rignanese, Gian-Marco |
|
Van Driel, Willem
in Cooperation with on an Cooperation-Score of 37%
Topics
Publications (20/20 displayed)
- 2024Training Convolutional Neural Networks with Confocal Scanning Acoustic Microscopy Imaging for Power QFN Package Delamination Classification
- 2023Heterogeneous Integration of Diamond Heat Spreaders for Power Electronics Applicationcitations
- 2022Interphase effect on the effective moisture diffusion in epoxy–SiO2 compositescitations
- 2021Facile synthesis of ag nanowire/tio2 and ag nanowire/tio2/go nanocomposites for photocatalytic degradation of rhodamine bcitations
- 2021Exploring water and ion transport process at silicone/copper interfaces using in-situ electrochemical and Kelvin probe approachescitations
- 2018Solid State Lighting Reliability Part 2
- 2016Creep fatigue models of solder jointscitations
- 2015An overview of scanning acoustic microscope, a reliable method for non-destructive failure analysis of microelectronic componentscitations
- 2010Designing for reliability using a new Wafer Level Package structure
- 2009Virtual Prototyping for PPM-level Failures in Microelectronic Packages
- 2009Reliability of Wafer Level Thin Film MEMS Packages during Wafer Backgrinding
- 2008Effect of aging of packaging materials on die surface cracking of a SiP carrier
- 2008Die Fracture Probability Prediction and Design Guidelines for Laminate-Based Over-Molded Packages
- 2007Modeling of the mechanical stiffness of the GaP/GaAs nanowires with point defects/stacking faults
- 2007Efficient damage sensitivity analysis of advanced Cu/low-k bond pad structures by means of the area release energy criterion
- 2007Correlation between chemistry of polymer building blocks and microelectronics reliability
- 2007Measuring the through-plane elastic modulus of thin polymer films in situ
- 2007Characterization of moisture properties of polymers for IC packaging
- 2006Mixed Mode Bending Test for Interfacial Adhesion in Semiconductor Applications
- 2005The precision of large radio continuum source catalogues. An application of the SPECFIND toolcitations
Places of action
| Organizations | Location | People |
|---|
document
Virtual Prototyping for PPM-level Failures in Microelectronic Packages
Abstract
In this paper, the interaction between chip and package is investigated with the focus on low ppm-level failures. More specifically, the failure mode of inter-metal shorts is investigated, caused by either electrical discharges (ESD) or internal/external mechanical forces. It is demonstrated that forces induced by the filler particles in the molding compound can cause these shorts. Finite element simulations are performed in order to estimate the stress levels in the backend stack of the integrated circuit (IC). Nano-indentation experiments are performed to measure the hardness of different passivation materials. The simulation and indentation results are combined with estimations and measurements of the particle size distribution, flow modeling and statistical methods. As such, the ppm-level of the failures could be attributed to the low chance that a filler particle would land on the critical location. Measures to prevent these failures are to be found in the area of improved passivation materials and/or recipes in combination with other molding compounds. For succesful development of IC backend structures and processes, it is essential to take into account the influence of the package in the earlier phase of IC backend development.