• Rogel, Régis
• Salaün, Anne-Claire
• Demami, Fouad
• Pichon, Laurent

Abstract

Silicon nanowires are processed by using the sidewall spacer formation technique. This technique uses craftily a drawback of anisotropic etching to go beyond optical limits with conventional UV lithography for precision patterns. The final width of the spacer is controlled by the steepness of the etching side and by the uniformity of the wall recovering layer. In our process, a polysilicon layer is deposited by low pressure chemical vapour deposition technique on SiO2 wall network patterned by conventional UV lithography technique. Accurate control of the etching rate of the polysilicon leads to the formation of nanometric size sidewall spacers with a curvature radius below 100nm. Networks of such parallel polysilicon nanowires were electrically tested in function of temperature (530K300K) with thermal activation EA ~ 0.3 eV

Topics

• Deposition
• impedance spectroscopy
• anisotropic
• Silicon
• etching
• activation
• lithography
• elemental analysis