People | Locations | Statistics |
---|---|---|
Naji, M. |
| |
Motta, Antonella |
| |
Aletan, Dirar |
| |
Mohamed, Tarek |
| |
Ertürk, Emre |
| |
Taccardi, Nicola |
| |
Kononenko, Denys |
| |
Petrov, R. H. | Madrid |
|
Alshaaer, Mazen | Brussels |
|
Bih, L. |
| |
Casati, R. |
| |
Muller, Hermance |
| |
Kočí, Jan | Prague |
|
Šuljagić, Marija |
| |
Kalteremidou, Kalliopi-Artemi | Brussels |
|
Azam, Siraj |
| |
Ospanova, Alyiya |
| |
Blanpain, Bart |
| |
Ali, M. A. |
| |
Popa, V. |
| |
Rančić, M. |
| |
Ollier, Nadège |
| |
Azevedo, Nuno Monteiro |
| |
Landes, Michael |
| |
Rignanese, Gian-Marco |
|
Hata, Masahiko
in Cooperation with on an Cooperation-Score of 37%
Topics
Publications (4/4 displayed)
- 2012Impact of atomic layer deposition temperature on HfO2/InGaAs metal-oxide-semiconductor interface propertiescitations
- 2010High Quality Thin Body III-V-On-Insulator Channel Layer Transfer on Si Wafer Using Direct Wafer Bondingcitations
- 2010(Invited) III-V-On-Insulator MOSFETs on Si Substrates Fabricated by Direct Bonding Techniquecitations
- 2010III-V-semiconductor-on-insulator n-channel metal-insulator-semiconductor field-effect transistors with buried Al2O3 layers and sulfur passivation: Reduction in carrier scattering at the bottom interfacecitations
Places of action
Organizations | Location | People |
---|
article
(Invited) III-V-On-Insulator MOSFETs on Si Substrates Fabricated by Direct Bonding Technique
Abstract
<jats:p>The heterogeneous integration of III-V semiconductors and Ge with Si wafers is expected to provide high performance logic CMOS under future technology nodes and other novel system-on-a -chip (SoC) applications. The III-V-On-Insulator (III-V-OI) structure fabricated by the wafer bonding technique is quite promising for realizing this heterogeneous integration for future LSIs. In this paper, we introduce our fabrication of InGaAs-OI structures with buried oxides (BOX) of ECR-SiO2 and ALD-Al2O3 by the direct wafer bonding and demonstrate the InGaAs-OI MOSFET operation on the Si substrates. The importance of the interface quality between InGaAs and BOX is addressed through the electron mobility behaviors. This technique is quite promising for the fabrication of novel CMOS device application under the 15 nm technology node and beyond.</jats:p>