| People | Locations | Statistics |
|---|---|---|
| Naji, M. |
| |
| Motta, Antonella |
| |
| Aletan, Dirar |
| |
| Mohamed, Tarek |
| |
| Ertürk, Emre |
| |
| Taccardi, Nicola |
| |
| Kononenko, Denys |
| |
| Petrov, R. H. | Madrid |
|
| Alshaaer, Mazen | Brussels |
|
| Bih, L. |
| |
| Casati, R. |
| |
| Muller, Hermance |
| |
| Kočí, Jan | Prague |
|
| Šuljagić, Marija |
| |
| Kalteremidou, Kalliopi-Artemi | Brussels |
|
| Azam, Siraj |
| |
| Ospanova, Alyiya |
| |
| Blanpain, Bart |
| |
| Ali, M. A. |
| |
| Popa, V. |
| |
| Rančić, M. |
| |
| Ollier, Nadège |
| |
| Azevedo, Nuno Monteiro |
| |
| Landes, Michael |
| |
| Rignanese, Gian-Marco |
|
Devlin, M.
in Cooperation with on an Cooperation-Score of 37%
Topics
Publications (2/2 displayed)
Places of action
| Organizations | Location | People |
|---|
document
An implementation of a gigabit Ethernet AES encryption engine for application processing in SDR
Abstract
In this paper, we present a Gigabit Ethernet AES (Advanced Encription Standard) Encription Engine. One of the main push factors in software-defined radio(SDR) is the use of programinable devices such as field programmable gate arrays (FPGAs) or digital a signal processors (DSPs). Including such devices in SDR base station systems allows for reconfiguration and upgrade of the communication system and the application processing. Due to the increased concerns regarding secure information, we have implemented an AES encryption engine for data processing in a SDR system using one of the latest FPGAs available. The engine is capable of simultaneously processing 2 input and 2 output data streams of 1 Gigabit each. As the system has been developed on an inchistrial scalable architecture, a further 3 FPGA daughter cards can be added to the board for further application processing, and each board could be one of many.