People | Locations | Statistics |
---|---|---|
Naji, M. |
| |
Motta, Antonella |
| |
Aletan, Dirar |
| |
Mohamed, Tarek |
| |
Ertürk, Emre |
| |
Taccardi, Nicola |
| |
Kononenko, Denys |
| |
Petrov, R. H. | Madrid |
|
Alshaaer, Mazen | Brussels |
|
Bih, L. |
| |
Casati, R. |
| |
Muller, Hermance |
| |
Kočí, Jan | Prague |
|
Šuljagić, Marija |
| |
Kalteremidou, Kalliopi-Artemi | Brussels |
|
Azam, Siraj |
| |
Ospanova, Alyiya |
| |
Blanpain, Bart |
| |
Ali, M. A. |
| |
Popa, V. |
| |
Rančić, M. |
| |
Ollier, Nadège |
| |
Azevedo, Nuno Monteiro |
| |
Landes, Michael |
| |
Rignanese, Gian-Marco |
|
Lenk, St
in Cooperation with on an Cooperation-Score of 37%
Topics
Publications (1/1 displayed)
Places of action
Organizations | Location | People |
---|
article
Nanopatterning of epitaxial CoSi2 using oxidation in a local stress field and fabrication of nanometer metal-oxide-semiconductor field-effect transistors
Abstract
<p>A patterning method for the generation of epitaxial CoSi<sub>2</sub> nanostructures was developed based on anisotropic diffusion of Co/Si atoms in a stress field during rapid thermal oxidation (RTO). The stress field is generated along the edge of a mask consisting of a thin SiO<sub>2</sub> layer and a Si<sub>3</sub>N<sub>4</sub> layer. During RTO of the masked suicide structure, a well-defined separation of the suicide layer forms along the edge of the mask. The technique was used to make 50-nm channel-length metal-oxide-semiconductor field-effect transistors (MOSFETs). These highly uniform gaps define the channel region of the fabricated device. Two types of MOSFETs have been fabricated: symmetric transistor structures, using the separated suicide layers as Schottky source and drain, and asymmetric transistors, with n<sup>+</sup> source and Schottky drain. The asymmetric transistors were fabricated by an ion implantation into the unprotected CoSi<sub>2</sub> layer and a subsequent out diffusion to form the n<sup>+</sup> source. The detailed fabrication process as well as the I- V characteristics of both the symmetric and asymmetric transistor structures will be presented.</p>